ABSTRACT: The development of Low-Gain Avalanche Detectors has opened up the possibility of manufacturing silicon detectors with signal larger than that of traditional sensors. In this paper we explore the timing performance of Low-Gain Avalanche Detectors, and in particular we demonstrate the possibility of obtaining ultra-fast silicon detector with time resolution of less than 20 picosecond.
Introduction
The possibility to use and control charge multiplication in un-irradiated silicon detectors has been the subject of intense study within the RD50 collaboration [1] . The basic mechanism to obtain charge multiplication is to create, within the bulk of a silicon sensor, a large volume where the electric field is high enough so that the drifting electrons will generate a controlled, low gain avalanche. Charge multiplication in silicon detector follows, for a constant field, a typical exponential behaviour:
where at a field V = 270 kV /cm the value of α for electrons is α e ∼ 0.7 pair/µm while for holes is α h ∼ 0.1 pair/µm. Low-gain avalanche detectors (LGAD), as develop by CNM [2, 3] , are n − on − p silicon sensors with a high ohmic p bulk which have a p + implant extending several microns underneath the n-implant. Figure 1 shows the n ++ − p + − p − n ++ structure of a LGAD.
This implant generates a large local field at a depth of about 1 − 5 µm. The doping concentration of the p + implant is chosen to generate a gain of 10-100, in contrast to a gain of 10 4 or more in silicon photomultipliers (SiPM) and multi-pixel photon counters (MPPC). LGAD sensors work by inducing multiplication for electrons, while the hole multiplication, given the field and depth values involved, is insignificant. Therefore, LGAD sensors do not have a positive feedback loop formed by the concurrent electron and hole multiplication processes, present in SiPM, which causes dead time after the avalanche.
Ultra-Fast Silicon Detectors
The design of ultra-fast silicon detectors (UFSD) [4, 5, 6 ] exploits the effect of charge multiplication in LGAD to obtain a silicon detector that can concurrently measure with high accuracy time and space. The development of UFSD will open up a range of new opportunities for applications that benefit from the combination of position and timing information. UFSD are the first detectors able to perform 4-dimensional tracking of charged particles with a very good space and time resolution: σ t ∼ 10 − 30 ps, σ x ∼ 20 − 50µm.
In its foreseen design, UFSD employs a dedicated ASIC chip for the read-out, in an hybrid configuration. The pixel size of UFSD needs to be large enough to house the necessary electronic circuits: currently we foreseen a minimum pixel size of 50-100 µm, depending on the technology used for the ASIC design.
In the following we review the basic ingredients of a time-tagging detector and the state of the art of silicon detector timing. We propose a general parametrization of the timing characteristics of a detector and we use it to predict the timing performances of UFSD. Figure 2 shows the main components of a time-tagging detector. For a review of current trends in electronics see for example [7] . The silicon sensor, a pixel in the picture, is read-out by a preamplifier that shapes the signal. The shaper's output is then compared to a fixed threshold to determine the time of arrival. In the following we will use this simplified model to explore the UFSD timing capabilities, while we will not consider more complex and space-consuming approaches such as waveform sampling.
Time-Tagging detectors
The time resolution σ t can be expressed as the sum of three terms: (i) Time Walk , (ii) Jitter, and (iii) TDC binning: TDC binning introduces a fix uncertainty equal to σ T DC = T DC bin / √ 12. As the performance of TDCs become faster and faster [7] , we assume T DC bin = 20 ps and therefore this effect will not be important.
Time Walk
The term Time Walk indicates the unavoidable effect that larger signals cross a given threshold earlier than smaller ones, Figure 3 , left pane.
Let's assume for simplicity a linear signal, with amplitude S and rise time t r . This signal crosses the threshold V th with a delay t d , Figure 3 , right pane. From the following identity t d : t r = V th : S we can derive:
Setting the value of the threshold to V th = S o /3, where S o is the most probable value of the signal amplitude, and assuming a signal variation of S o /3 < S < 5 * S, then the delay can vary from
We define the timing uncertainty due to time walk as the rms of the delay time distribution: As it's clear from this expression, to minimize the effect of time walk we need to use the lowest possible value of the threshold. In the following we will use V th = 10 * N, where N is the noise measured at the pre-amplifier output.
In silicon detectors, the amplitude S varies according to a Landau distribution. According to [8] , the average energy loss per micron in the bulk of silicon decreases for thinner detector while the Landau width increases, Figure 4 . The Landau Most Probable Value (mpv) and width ∆S for a detector of thickness d are given by:
Thin sensors suffer therefore of two additional problems with respect of thicker sensors: their average energy loss per micron is smaller and the variations are larger. Both these effects cause an enhanced time walk.
Using equations (2.4) and (2.5), it is possible to generate the appropriate Landau distribution for any given detector thickness. 
Time Walk Mitigation Techniques
The effect of time walk on the time determination can be greatly reduced if the signal amplitude is known. In this case, a correction function can be easily implemented. For this purpose, two techniques are commonly used: Time-over-Threshold (ToT) and Constant Fraction Discriminator (CDF). In this article we will not examine the details of these two techniques, however we will assume, very conservatively, that a factor of 3 in reduction of σ TW can be achieved due to their use.
Jitter
Time uncertainty caused by the early or late firing of the comparator due to the presence of noise on the signal is called jitter. Figure 6 shows this effect.
Jitter is directly proportional to the noise N of the system and it is inversely proportional to the slope of the signal around the value of the comparator threshold. Assuming a constant slope we can write dV /dt = S/t r and therefore:
A Parametrization of σ t
Using the explicit expressions of σ TW , σ J and σ T DC , equation 2.1 can be rewritten as:
Let's introduce the following quantities: 
We assume that is dominated by the voltage term.
S: Signal. The signal amplitude is determined by the detector thickness via equations 2.4 and 2.5.
t r : Preamplifier rise time.
V th : Comparator threshold. Set to 10 times the noise level: V th = 10 * N T DC bin : TDC bin width. We consider a value of 20 ps.
Choice of Preamplifier Rise Time
Several effects such as the system noise N, the collected charge and the possibility to generate fake hits on neighbouring sensors should be considered when deciding the preamplifier rise time. In particular, the shaping time should be compared to the charge collection time (t col ) in the sensor to evaluated the amount of charges collected within t r : the signal S increases until t r ∼ t col while it's a constant for t r > t col . 
Assuming a detector thickness of 100 micron, with a collection time t col = 1250 ps, Figure 7 shows the time resolution σ t for an l = 100 µm pixel as a function of the amplifier shaping time t r . Time resolution is therefore minimized for t r ∼ t col , relation that will be always used in the remaining part of this paper.
Results
The interplay among key parameters of equation 3.1 is shown in Figure 8 . The detector thickness d and pixel size l determine the capacitance C det and shaping time t r , which in turn determines, together with C det the noise N. The curves have been normalized to the existing NA62 Gigatracker system [10] : d = 200 µm; l = 300 µm; t r = 5500 ps and N = 300 e − , accounting for the fact that the Gigatracker shaping time it's longer than the collection time. 
State of the Art
With the assumptions outlined above, the state of the art of timing capability in silicon sensors is shown in Figure 9 . The left (right) pane shows σ t , and its two parts σ TW and σ J , for a l = 300 µm (l = 100 µm) pixel sensor as a function of detector thickness. The contribution from time walk has been reduced by a factor of three, considering the effect of a ToT or CFD circuit. The secondary x-axis at the top of each plot shows the appropriate shaping time.
Our parametrization shows that the best time resolution is obtained for thicker sensors, driven by higher signals, while larger pixel size have worse time resolution due to their higher capacitance. We find σ t ∼ 100 ps for a l = 300 µm pixel sensor of 250-300 µm thickness, while, for the same sensor thickness but a pixel size of l = 100 µm we obtain σ t ∼ 50 ps.
Ultra-Fast Silicon Detector
As equation 3.1 shows, the key to better time resolution is the possibility to increase the S/N ratio. Exploiting the larger signal from LGAD, we foresee the possibility to build ultra-fast silicon detectors. In the following we will assume that the S/N ratio in UFSD increases by a factor of 10, Figure 9 . The left (right) pane shows σ t , and its two parts σ TW and σ J , for a 300 µm ( 100 µm) pixel sensor as a function of detector thickness. obtained by means of a larger signal without an equivalent increase of the noise. Figure 10 shows the S/N ratio for a l = 100 µm and a l = 300 µm pixel detector as a function of the sensor thickness for an UFSD with gain = 10.
It's important to notice that charge collection time t col for UFSD is actually longer than that in traditional pixel detectors, as it comprises of the usual time drift of the charges towards the respectively electrodes, plus the time taken by the holes produced in the the multiplication layer to drift back to the p ++ electrode.
The effect of the increased S/N ratio in UFSD is visible in Figure 11 (left pane), where a time resolution σ t < 20 ps is achieved for detector thicknesses above d = 50 µm for a l = 100 µm pixel, while a l = 300 µm pixel detector reaches an analogous time resolution for thicknesses above d = 150 µm.
A very large S/N is also a great benefit for time-walk correction: as the signal S increases while the threshold V th does not change, the time-walk becomes quite small. The time resolution σ t without any time-walk mitigation circuit is shown in Figure 11 (right pane) for a l = 100 µm pixel size: a time resolution of less that 20 ps is achievable for detector thicknesses above 100 µm. The possibility to have good time resolution without time walk correction greatly simplifies the associated electronics, allowing for smaller pixels and lower power consumption. Figure 11 . Time resolution σ t for two different pixel sizes (l = 100 µm and l = 300 µm) as a function of the detector thickness for a UFSD with Gain = 10.Right pane: time resolution σ t for a pixel sizes of l = 100 µm without any time walk mitigation circuit, as a function of the detector thickness for a UFSD with Gain = 10.
Additional Sources of Timing Errors
Time Walk addresses the impact of amplitude variations on σ t while the jitter term parametrizes the effect of system noise. There are also additional effects that might contribute to σ t by modifing the shape of the signal, for example track location and direction, variation of ionization location along the track, δ rays and diffusion [9] . These effects are, however, minimized by the geometry of planar pixel sensors as the Ramo weigthing field is, contrary to 3D detectors, almost constant within the bulk and the drift velocity is always saturated.
Summary
We propose a parametrization to evaluate the timing performance of Ultra-Fast Silicon Detectors, based on the LGAD concept. The increased S/N ratio is the key for the excellent timing performance. Figure 12 presents our findings: thicker detectors have better time resolution, at a price of higher occupancy, as the drift time is longer. Smaller size pixels, due to the lower capacitance value, offer better performances. The combination of small size pixels (l < 150 µm) and thick detector (d ∼ 200 − 300 µm) allows for a simplified electronics, as the time-walk compensating circuit might not be necessary. Figure 12 . Summary of the results obtained with our parametrization: thicker detectors have better time resolution, at a price of higher occupancy, as the drift time is longer. Smaller size pixels, due to the lower capacitance value, offer better performances. The combination of small size pixels (l < 150 µm) and thick detector (d ∼ 200−300 µm) allows for a simplified electronics, as the time-walk compensating circuit might not be necessary.
